for its low cost and is optimal for receiving digital data for AV amplifiers and receivers.
2. Features
2.1 Clock
* Built-in PLL false lock prevention circuit to pro.
outside the standard applications of our customer who is considering such use and/or outside the scope of our intended s.
Digital Audio Interface Receiver
Image gallery
TAGS
Download (Size : 416.72KB)